next up previous contents
Next: Experimental Results Up: Fully Integrated 16-channel 11-GHz Previous: Fully Integrated 16-channel 11-GHz

Block Diagram

Figure gif shows the block diagram of the experiment. Physical layout of the RSFQ chip is shown in Fig. gif. We used an updated version of the room-temperature data acquisition system described in [17] and specifically designed for the analog-to-digital converter experiment [27]. This interface had certain features which are not required for the accumulation of the autocorrelator output: data read-out was triggered by the clock signal and results were stored in a sequential manner inside the FIFO register as 4096 16-bit numbers. When FIFO was full the clock signal was disabled and contents of the FIFO were unloaded to the computer memory. At tex2html_wrap_inline1675 speed of the on-chip clock and tex2html_wrap_inline2715 speed of the downscaled output clock, FIFO was full every tex2html_wrap_inline2717 . It took our i486 computer more than tex2html_wrap_inline2719 to process data from FIFO, so most of the autocorrelator output was lost. A specialized room-temperature data acquisition system for accumulation of the autocorrelator data is currently being designed.

  figure1112
Figure:  Block diagram of the high-speed experiment.

  figure1116
Figure:  Layout of the 16-channel autocorrelator. Total number of Josephson junctions: 1636.



Alexander Rylyakov
Fri May 23 18:57:25 EDT 1997